







# First step: define a enumeration type type state\_t is (idle, decision, read, write); signal curstate, nextstate : state\_t;

Second step: make combinational process to implement transisitions
statecomb: process(curstate, rw, ready) begin
end process statecomb;
Inputs Next State Logic next_state State Registers Current_state Output Logic Outputs



















# Asynchronous reset stateclkd: process(clk) • May require less

28-Jan-08 (16)

 begin
 hardware since the

 if (reset = '1') then
 FPGA can use the

 curstate <= init;</td>
 reset of the flip-flop

 else if (clk'event and clk = '1')
 rather than additional

 curstate <= nextstate;</td>
 - could also use GSR

 end if;
 feature

 end process stateclkd;







## Outputs decoded from state bits combinatorially

- This is the technique described earlier
- Output logic is a combinatorial function of the state
  - suffers from an additional delay from output of state bits to the output signals







28-Jan-08 (23)
One hot encoding
Use n flip-flops to represent an n-state FSM
Significantly reduces the logic for outputs and nextstate

why?
also reduces logic to generate outputs
at the expense of more registers

FPGAs

rich in registers
for max speed and small to medium FSMs often the best choice





# BlockRAM Applications, State Machine

Store next address in the ROM Conditional jump info is being entered as additional address inputs One BlockRAM can be split in two: One 18K dual-port = two 9K BlockRAMs with independent everything: (R/W, clock, address, data content, aspect ratio) 200 MHz, independent of complexity

Slide courtesy of Peter Alfke





28-Jan-08 (30)

### 28-Jan-08 (29)

## Conclusions

- Studied many different ways to implement FSMs
- Mostly we use
  - outputs decoded combinatorially from state registers
  - one-hot (particularly good for high speed small-medium FSMs on FPGAs)
  - RAM/ROM



# **Previous Questions**Implement a latch, D-flip flop and SR flip flop in VHDL (check with any text book) Implement a simple 2-bit counter with an "up" and "down" switch in VHDL (i.e. pressing up increases the count and down decreases it) Add a synchronous reset to it Study the FPGA resource usage and make sure what you implemented is what was expected Make sure you understand how to implement a ROM-based FSM

Project Ideas		
Actions well suited to FPGA acceleration searching sorting signal processing audio/video/image manipulation basestations encryption error correction coding/decoding packet processing random-number generation for Monte Carlo simulations	<ul> <li>Specific ideas         <ul> <li>Parallel sort/search</li> <li>Linear regression</li> <li>Artificial neural network</li> <li>Genetic algorithm</li> <li>RC4/AES/RSA encryption</li> <li>Regular expression compiler</li> <li>Mersenne twister RNG</li> <li>Elementary functions</li> <li>Module generators for different applications</li> <li>Simple high level synthesis tools</li> <li>Graphics adaptor (vga/svga)</li> <li>Floating point unit</li> <li>FSL link</li> <li>Compression (MP3, video, Huffman, Lempel-Ziv)</li> <li>DLL, PLL, DAC, wireless link etc</li> <li>SD, CF, IR, hard disk etc</li> <li>Embedded applications using the microblaze</li> </ul> </li> </ul>	

Fun

### 8